Sign In | Join Free | My chinacsw.com |
|
Categories | Integrated Circuit Chip |
---|---|
Brand Name: | Original Factory |
Model Number: | STM32H735AGI6 |
Certification: | Lead free / RoHS Compliant |
Place of Origin: | CN |
MOQ: | 10 |
Price: | Contact for Sample |
Payment Terms: | T/T, L/C, Western Union |
Delivery Time: | 5-8 work days |
Packaging Details: | TFBGA |
Part Number: | STM32H735AGI6 |
Core: | 32-Bit |
Speed: | 550MHz |
RAM Size: | 564 KB |
Type: | ARM Microcontrollers - MCU |
Internal oscillators: | 64 MHz |
Company Info. |
ShenZhen Mingjiada Electronics Co.,Ltd. |
Verified Supplier |
View Contact Details |
Product List |
MCU Microcontrollers IC STM32H735AGI6 32-bit Integrated Circuit Chip
Product Description
STM32H735AGI6 devices are based on the high-performance Arm® Cortex®-M7 32-bit RISC core operating at up to 550 MHz. The Cortex® -M7 core features a floating point unit (FPU) which supports Arm® double-precision (IEEE 754 compliant) and single-precision dataprocessing instructions and data types. The Cortex -M7 core includes 32 Kbytes of instruction cache and 32 Kbytes of data cache. STM32H735xG devices support a full set of DSP instructions and a memory protection unit (MPU) to enhance application security.
STM32H735AGI6 devices incorporate high-speed embedded memories with
1 Mbyte of Flash memory, up to 564 Kbytes of RAM (including 192
Kbytes that can be shared between ITCM and AXI, plus 64 Kbytes
exclusively ITCM, plus 128 Kbytes exclusively AXI, 128 Kbyte DTCM,
48 Kbytes AHB and 4 Kbytes of backup RAM), as well as an extensive
range of enhanced I/Os and peripherals connected to APB buses, AHB
buses, 2x32-bit multi-AHB bus matrix and a multi layer AXI
interconnect supporting internal and external memory access. To
improve application robustness, all memories feature error code
correction (one error correction, two error detections).
The Cortex®-M7 processor is a highly efficient high-performance
featuring
Six-stage dual-issue pipeline
Dynamic branch prediction
Harvard architecture with L1 caches (32 Kbytes of I-cache and 32
Kbytes of D-cache)
64-bit AXI interface
64-bit ITCM interface
2x32-bit DTCM interfaces
The following memory interfaces are supported
Separate Instruction and Data buses (Harvard Architecture) to
optimize CPU latency
Tightly Coupled Memory (TCM) interface designed for fast and
deterministic SRAM accesses
AXI Bus interface to optimize Burst transfers
Dedicated low-latency AHB-Lite peripheral bus (AHBP) to connect to
peripherals
Applications
FAQ
Q. Are your products original?
A: Yes, all products are original, new original import is our
purpose.
Q:Which Certificates do you have?
A:We are ISO 9001:2015 Certified Company and member of ERAI.
Q:Can you support small quantity order or sample?Is the sample
free?
A:Yes,we support sample order and small order.Sample cost is
different according to your order or project.
Q:How to ship my order? Is it safe?
A:We use express to ship,such as DHL,Fedex,UPS,TNT,EMS.We can also
use your suggested forwarder.Products will be in good packing and
ensure the safety and we are responsible to product damage to your
order.
Q:What about the lead time?
A:We can ship stock parts within 5 working days.If without stock,we
will confirm lead time for you based on your order quantity.
![]() |